# PROCEEDINGS



September 04-06, 2013 Erlangen, Germany

## PROCEEDINGS

# IEEE 26<sup>th</sup> International SOC Conference (SOCC)

September 04-06, 2013 Erlangen, Germany

Editors

Norbert Schuhmann, Fraunhofer IIS

Kaijian Shi Cadence Design Systems

> Nagi Naganathan LSI Corporation

The SOC Conference is sponsored by the IEEE Circuits and Systems Society

IEEE International SOC Conference Digest of Technical Papers

Papers have been printed without editing as received from the authors.

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, NJ 08854.

Copyright © 2013 by IEEE

PRINTED IN THE UNITED STATES

IEEE Catalog Number: CFP13ASI-ART ISBN: 978-1-4999-1166-0 ISSN: 2164-1706

#### 2013 SOCC ORGANIZING COMMITTEE

#### **Conference General Chair**

Norbert Schuhmann, Fraunhofer IIS

Technical Program Chair Kaijian Shi Cadence Design Systems Technical Program Co-Chair Nagi Naganathan LSI Corporation

Tutorial Chair Yuejian Wu Infinera

Europe Liaison Sakir Sezer Queens University, Belfast

#### Steering Committee Chair Ramalingam Sridhar SUNY at Buffalo

Asia Liaison Sao-Jie Chen National Taiwan University

#### 2013 SOCC STEERING COMMITTEE

#### **Steering Committee Chair**

#### **Steering Committee Past Chair**

Andrew Marshall

University Dallas at Texas

Ramalingam Sridhar SUNY at Buffalo

2013 General Chair

Norbert Schuhmann Fraunhofer IIS **Chair** Kaijian Shi Cadence Design Systems

2013 Technical Program

Steering Committee Member Thomas Büchner IBM Steering Committee Member Sakir Sezer Queens University Belfast

Steering Committee Member Thanh Tran Halliburton Steering Committee Member Suhwan Kim Seoul National University, Korea 2013 Technical Program Co-Chair Nagi Naganathan LSI Corporation

Steering Committee Member Sao-Jie Chen National Taiwan University

Steering Committee Member Ram Krishnamurthy Intel Corporation

## 2013 Technical Program Committee

Abbes Amira	University of the West of Scotland, UK	Paul P.K Lee	e ITT Exelis Geospatial System, USA		
Ali Ahmadinia	Glasgow Caledonian	Helen Li	Polytechnic Institute of NYU, New York, USA		
Gerd Ascheid	University of Aachen, Germany	Zhonghai Lu	KTH Royal Institute of Technology, Stockholm, Sweden		
Jürgen Becker	Karlsruhe Institute of Technology, Germany	Nihar Mahapatra	Michigan State University, East Lansing, USA		
Jay Bhadra	Freescale, Austin, USA	Martin Margala	University of Massachusetts Lowell, USA		
Thomas Büchner	IBM Böblingen Development Lab. Germany	Andrew Marshall	University of Dallas at Texas, USA		
Sumer Can	Diodes Inc., Dallas, USA	Sanu Mathew	Intel Corporation. Portland, USA		
Hung-Ming Chen	National Chiao Tung University. Taiwan	Kieran Mc Laughlin	Queen's University Belfast, UK		
Poki Chen	National Taiwan University of Science and Technology, Taiwan	P.R. Mukund	Rochester Institute of Technology, USA		
Sao-Jie Chen	National Taiwan University, Taiwan	Venki Muthukumar	University of Nevada Las Vegas USA		
Koushik K. Das	IBM T.J. Watson Research Center, Yorktown, USA	Nagi Naganathan	LSI Corporation USA		
Liam Devlin Alex Doboli Ahmet Erdogan	Plextek Ltd., Cambridge, UK SUNY at Stony Brook, USA University of Edinburgh,	Tobias Noll Maurizio Palesi Sri Paramoswaran	RWTH Aachen, Germany University of Catania, Italy University of New South		
Eby G. Friedman	University of Rochester, USA	Nuria Pazos Escudero	Univ. of Applied Sciences Arc, Switzerland		
Harald Gossner	Intel, Germany	Tamer Ragheb	Texas Instruments, Dallas, USA		
Kaiming Ho	Fraunhofer Institute for Integrated Circuits - IIS, Erlangen, Germany	Chris Ryan	Maxim Integrated Products, Dallas, USA		
Tsung-Yi Ho	National Cheng Kung University Taiwan	Oliver Sander	Karlsruhe Institute of		
Ken Hsu	Rochester Institute of Technology, USA	Mark Schrader	Schrader Consulting, USA		
Suhwan Kim	Seoul National University, Korea	Norbert Schuhmann	Fraunhofer Institute for Integrated Circuits - IIS, Erlangen, Germany		
Ram Krishnamurthy	Intel Corporation, USA	Radu M. Secareanu	Freescale, Tempe AZ, USA		
Harish Krishnaswamv	Columbia University, USA	Tiberiu Seceleanu	ABB Corporate Research, Vasteras, Sweden		
Luciano Lavagno	Politecnico di Torino, Italy	Nat Seshan	Texas Instruments, Dallas, USA		

## 2013 Technical Program Committee (ctn.)

Sakir Sezer	Queen's University Belfast, UK	Masoud Daneshtalab	University of Turku, Finland
Kaijian Shi	Cadence Design Systems, Plano, TX, USA	Tian Xia	University of Vermont, USA
Hongjiang Song	Intel Corporation, Phoenix, USA	Danella Zhao	University of Lousiana at Lafayette, USA
Ramalingam Sridhar	SUNY at Buffalo, USA	Karan Bhatia	Texas Instruments, Dallas, USA
Jinhui Wang	Beijing University of Technology, China	Gopal Srinivasan	nVIDIA, USA
Qi Wang	Cadence Design Systems, San Francisco, USA	Jie Han	University of Alberta, Canada
Zhongfeng Wang	Broadcom, Orange County, USA	Alex Yakovlev	Newcastle University, UK
Yuejian Wu	Infinera, Ottawa, Canada		

#### List of Reviewers

The SOCC Technical Program Committee would like to thank the following people for their assistance in reviewing this year's paper submissions

Abbes Amira Ahmet Erdogan Alex Doboli Ali Ahmadinia Amir Bashir Andrew Marshall Asral Bahari C.-Y. Lee Chia-Chih Yen Corey Tsai Dhireesha Kudithipudi Dong Ha Eby G. Friedman Emma Regentova Emrah Acar Emre Salman Fen Jin Gareth Howells Gerd Ascheid Gin-Kou Ma Giovanni Beltrame Gopal Srinivasan Guoxing Wang Gururaj Shamanna Guy GOGNIAT Harald Gossner Himanshu Thapliyal Hongjiang Song Hongyi Wang Hongyi Wang Hung-Ming Chen **Ioannis Savidis** Jie Han Jih-Sheng Shen Jing Huang

JINGDONG Deng Jingyi Zhang Jinhui Wang Jürgen Becker Juinn-Dar Huang Kaiming Ho Karan Bhatia Kemal Kulovic Ken Hsu Khalid Latif Kieran McLaughlin Klaus McDonald-Maier Kyeongsoon Cho Kyung Ki Kim Liam Devlin Luciano Lavagno Mark Schrader Martin Margala Masoud Daneshtalab Maurizio Palesi Michael Opoku Agyeman Mohamed Bakhouya Nat Seshan Natarajan Viswanathan Nick cowley Nizamettin Avdin Nuria Pazos Escudero Oliver Sander Osamu Nagashima Patrick Moore Paul Lee Pei-Yun Tsai Peirong Ji Peng liu

Pinping Sun Poki Chen Qi Wang Radu Secareanu Renfei Liu Richard J. Auletta Sakir Sezer Sameer Sonkusale Sao-Jie Chen Savithri Sundareswaran Shen-Iuan Liu SUDEEP PASRICHA Suhwan Kim Sumer Can Syed Nagvi Syed Roomi Naqvi Tamer Ragheb **Terng-Yin Hsu** Thomas Büchner Tian Xia Tiberiu Seceleanu Tsung-Yi Ho Vassilios Chouliaras Venki Muthukumar Yan Chiew Yarsun Hsu Yi-Yu Liu Yong-Bin Kim Yuan-Hao Huang Yuejian Wu Zheng xu Zhiqiang Cui Zhongfeng Wang Zhonghai Lu

#### **TABLE OF CONTENTS**

#### Welcome

Norbert Schuhmann, Fraunhofer IIS, General Chair

#### **Technical Program**

Kaijian Shi, Cadence Design Systems, Technical Program Chair

#### Keynote: "The Roadway to Innovation"

Ron Martino, Vice President, Automotive MCU Product Group, Freescale Semiconductor

Plenary: "The pig in the poke? – Strategies to avoid unpleasant surprises with IP on your SoC" Carsten Elgert, Product Marketing Director IP-Group, Cadence Design Systems

Plenary: "Visions of future SoC Design: Why heterogeneous Architectures and Power matter" Volker Politz, Vice President of Business Development Imagination, Inc., USA

#### Session WA1A: Design for Testability, and Manufacturability

#### Chair: Andrew Marshall, University Dallas at Texas

#### WA1A.1 Design OF 2xVDD logic gates with only 1xVDD devices in nanoscale CMOS technology

Po-Yen Chiu and Ming-Dou Ker National Chiao Tung University, Taiwan

#### WA1A.2 An Optimal Design of a Fault Tolerant Reversible Multiplier

Lafifa Jamal, Md. Mushfiqur Rahman, Hafiz Md Hasan Babu University of Dhaka, Bangladesh

#### WA1A.3 Layout regularity metric as a fast indicator of high variability circuits

*Esraa Swillam*<sup>1</sup>, *Kareem Madkour*<sup>2</sup>, *Mohab Anis*<sup>3</sup> <sup>1</sup>*Mentor Graphics*, <sup>2</sup>*Mentor Graphics*, *University of Waterloo*, <sup>3</sup>*American University in Cairo* 

#### Session WA1B: Biomedical Circuits and Systems

#### Chair: Ken Hsu, Rochester Institute of Technology

#### WA1B.1 Architecture and Circuit design of parallel processing elements for De Novo sequence assembly

Yu-Long Huang, Chun-Shen Liu, Yu-Cheng Li, Yi-Chang Lu National Taiwan University

#### WA1B.2 UWB Receiver for Breast Cancer Detection: Comparison Between Two Different Approaches

Xiaolu Guo, Mario R. Casu, Mariagrazia Graziano, Maurizio Zamboni Politecnico di Torino

#### WA1B.3 A New Data Acquisition Design for Breast Cancer Detection System

Dung Nguyen<sup>1</sup>, Kui Ren<sup>2</sup>, Janet Roveda<sup>1</sup> <sup>1</sup>Univ. of Arizona, <sup>2</sup>State University of New York

#### Session WP1A: Wireline and Wireless Communication Circuits and Systems

Chair: Abbes Amira, University of the West of Scottland

#### WP1A.1 A 72dBΩ 11.43mA Novel CMOS Regulated Cascode TIA for 3.125Gb/s Optical Communications

Young-Ho Kim and Sang-Soo Lee Electronics and Telecommunications Research Institute(ETRI)

## WP1A.2 PKF: A communication cost reduction schema based on Kalman filter and data prediction for wireless sensor networks

Yanqiu Huang and Alberto Garcia-Ortiz University of Bremen

#### WP1A.3 A 6Gb/s 40dB Burst-Mode Digitally Adaptive Equalizer with Reference-Calibrated Overshoot Control

Sheng-Kai You, Po-Hsuan Chang, Chia-Ming Tsai National Chiao Tung University

#### WP1A.4 Adaptive driver with automatic sense and calibration in CMOS 40LP

Sushrant Monga IIT Delhi

#### Session WP1B - Green Circuits, Systems, and Design Methodologies

#### Chair: Thomas Büchner, IBM

#### WP1B.1 Sub-10 µW CMOS wake-up receiver IP for green SoC design

Heinrich Milosiu and Frank Oehler Fraunhofer IIS

## WP1B.2 A dual-edged triggered explicit pulsed level converting Flip-Flop with a wide operation range

*Mei-Wei Chen<sup>1</sup>, Ming-Hung Chang<sup>1</sup>, Pei-Chen Wu1, Yi-Ping Kuo1, Chun-Lin Yang<sup>1</sup>, Yuan-Hua Chu<sup>2</sup>, Wei Hwang<sup>1</sup>* <sup>1</sup>National Chiao Tung University, <sup>2</sup>Industrial Technology Research Institute

#### WP1B.3 An Efficient Approach for Designing a Reversible Fault Tolerant n-Bit Carry Look-Ahead Adder

Hafiz Md Hasan Babu and Lafifa Jamal University of Dhaka, Bangladesh

#### Session WP2A - Embedded Systems, Multi/Many Core Systems and Embedded Memory Technologies

#### Chair: Kaiming Ho, Fraunhofer IIS

#### WP2A.1 Method for Resolving Simultaneous Same Row Access in Dual-Port 8T SRAM with Asynchronous Dual-Clock Operation

Nan-Chun Lien, Ching-Te Chuang, Wen-Rong Wu National Chiao Tung University

#### WP2A.2 A 40nm 1.0Mb 6T Pipeline SRAM with Digital-Based Bit-Line Under-Drive, Three-Step-Up Word-Line, Adaptive Data-Aware Write-Assist with VCS Tracking and Adaptive Voltage Detector for Boosting Control

Wei-Nan Liao<sup>1</sup>, Nan-Chun Lien<sup>1</sup>, Chi-Shin Chang<sup>1</sup>, Li-Wei Chu<sup>1</sup>, Hao-I Yang<sup>1</sup>, Ching-Te Chuang<sup>1</sup>, Shyh-Jye Jou<sup>1</sup>, Wei Hwang<sup>1</sup>, Ming-Hsien Tu<sup>2</sup>, Huan-Shun Huang<sup>2</sup>, Jian-Hao Wang<sup>2</sup>, Paul-Sen Kan<sup>2</sup>, Yong-Jyun Hu<sup>2</sup> <sup>1</sup>National Chiao Tung University, <sup>2</sup>Faraday Technology Corporation

#### WP2A.3 A BCH decoding architecture with mixed parallelization degrees for flash controller applications

Jens Spinner<sup>1</sup>, Jürgen Freudenberger<sup>1</sup>, Christoph Baumhof<sup>2</sup>, Axel Mehnert<sup>2</sup>, Richard Willems<sup>2</sup> <sup>1</sup>University of Applied Sciences, Konstanz, Germany, <sup>2</sup>Hyperstone GmbH, Konstanz, Germany

#### Session WP2B - Digital Signal Processing (DSP) Circuits and Systems

Chair: Andrew Marshall, University of Dallas at Texas

#### WP2B.1 Development of Advanced Diagnostic Functions in Very High Volume Automotive Sensor Applications

Martin Krey, Daniel Sabotta, Fabian Zahn, Karl-Ragmar Riemschneider, Rasmus Rettig Hamburg University of Applied Sciences

#### WP2B.2 Light field data processor design for depth estimation using confidence-assisted disparities

Shih-Chieh Fan Chiang, Po-Hsiang Hsu, Yi-Chang Lu National Taiwan University

## WP2B.3 Analysis and implementation of Discrete Wavelet Transform for compressing four-dimensional light field data

Chun-Liang Kuo, Yang-Yao Lin, Yi-Chang Lu National Taiwan University

#### Session TT1A - Embedded Tutorial

Chair: Thomas Büchner, IBM

#### Methodology for Designing Reliable Clock Networks

Prof. Dr. Taewhan Kim, Seoul National Univ., Korean

#### Session TT1B - Embedded Tutorial

Chair: Yuejian Wu, Infinera

#### The Uncertain End to Silicon

Prof. Dr. Andrew Marshall, The University of Texas at Dallas and Dr. Karan Bhatia, Texas Instruments

#### Session TPL1 - Plenary Session

Chair: Kaijian Shi, Cadence Design Systems

Processor-To-Memory Interface Design Methodologies for Energy and Performance Efficiencies Bill Huffman, Chief Architect, Tensilica

#### Session TA1A - System Level Design Methodology and tools

#### Chair: Gerd Ascheid, University Aachen RWTH

#### **TA1A.1 Multiple Terminal Reduction Method**

Goro Suzuki University of Kitakyu-shu, Japan

#### TA1A.2 High-level TSV Resource Sharing and Optimization for TSV Based 3D IC Designs

Byunghyun Lee<sup>1</sup> and Taewhan Kim<sup>2</sup> <sup>1</sup>Samsung Electronics Co. Ltd, <sup>2</sup>Seoul National University

#### TA1A.3 Latency-Optimization Synthesis with ModuleSelection for Digital Microfluidic Biochips

Chia-Hung Liu, Kuang-Cheng Liu, Juinn-Dar Huang National Chiao Tung University

#### Session TA1B - Analog and Mixed-Signal Circuits and Systems

#### Chair: Karan Batia, Texas Instruments

#### TA1B.1 ViLoCoN - An Ultra Lightweight Lossless VLSIVideo Codec

Ran Manevich, Shani Rehana, Or Turgeman, Avinoam Kolodny Technion - Israel Institute of Technology

#### TA1B.2 Advanced Clock Schemes with Dead Time Techniques for High Voltage Charge Pumps

Lufei Shen and Klaus Hofmann TU Darmstadt

#### TA1B.3 Power Aware Transformation of Bandlimited Signals

Prakash Krishnamoorthy and Ramesh Tekumalla LSI Corporation

#### TA1B.4 Treat thy secondary (almost) like thyprimary-a fair arbiter in master-slave configuration

Ballori Banerjee and Jim Vomero LSI Corporation

#### Session TP1A - Reconfigurable and Programmable Circuits and Systems

#### Chair: Oliver Sander, Karlsruhe Institute of Technology

#### TP1A.1 A Wide Range Programmable Duty Cycle Corrector

Ashok Jaiswal, Yuan Fang, Kashif Nawaz, Klaus Hofmann TU Darmstadt

#### TP1A.2 MORPACK CUBE: A portable 3D PORTABLE MORPACK heterogeneous system integration platform for Bluetooth application

Chun-Chieh Chiu, Chih-Hsing Lin, Chih-Chyau Yang, Chih-Ting Kuo, Gang-Neng Sung, Chun-Ming Huang, Chien-Ming Wu, National Chip Implementation Center

#### TP1A.3 Real-Time efficient FPGA implementation of AES algorithm

Mazen El Maraghy<sup>1</sup>, Salma Hesham<sup>1</sup>1, Mohamed Abd El Ghany<sup>2</sup> <sup>1</sup>German University in Cairo, <sup>2</sup>German University in Cairo and TU Darmstadt

#### Session TP1B Network on Chip (NoC), Interconnects, and 3D-IC

#### Chair: Sao-Jie Chen, National Taiwan University

#### **TP1B.1** Novel Time-Multiplexing Bidirectional On-chip Network

Chun-Jen Wei<sup>1</sup>, Yi-Yao Weng<sup>2</sup>, Wen-Chung Tsai<sup>3</sup>, Sao-Jie Chen<sup>1</sup>, Yu-Hen Hu<sup>4</sup>

<sup>1</sup>Department of Electrical Engineering, National Taiwan University, <sup>2</sup>Graduate Institute of Electronics Engineering, National Taiwan University, <sup>3</sup>Information and Communications Research Lab., Industrial Technology Research Institute, <sup>4</sup>Department of Electrical and Computer Engineering, University of Wisconsin, Madison

#### TP1B.2 Coding Algorithms for Networks on Chip

Ayman Salem<sup>1</sup>, Mohamed Abd El Ghany<sup>1</sup>, Klaus Hofmann<sup>2</sup> <sup>1</sup>German University in Cairo, TU Darmstadt, <sup>2</sup>TU Darmstadt

#### TP1B.3 High-Performance Adaption of ARM Processors into Network-on-Chip Architectures

Xuan-Tu Tran, Tung Nguyen, Duy-Hieu Bui, Hai-Phong Phan, Trong-Trinh Nguyen Vietnam National University, Hanoi

#### **Panel Discussion**

#### Chair: Andrew Marshall, University of Dallas at Texas and Yuejian Wu, Infinera

#### What is the most important challenge in today's SOC design?

#### Session TPL2 - Plenary Session

#### Chair: Norbert Schuhmann, Fraunhofer IIS

Power-Centric Timing Optimization for Low Power CPU Hardening Jon Young, Director Design Consulting, Synopsys Inc., UK

#### Poster session and reception

#### Chair: Norbert Schuhmann, Fraunhofer IIS CoChair: Kaijian Shi, Cadence Design Systems

## P1 Effective Signal Region based Analog Mixed Signal Design Considering Variations and Applications

Janet Roveda<sup>1</sup>, Dung Nguyen<sup>1</sup>, Linda Powers<sup>1</sup>, Kui Ren<sup>2</sup>, Jerie Fairbanks<sup>1</sup> <sup>1</sup>Univ. of Arizona, <sup>1</sup>State Univ. of New York

#### P2 DLL-Based Programmable Clock Multiplier Using Differential Toggle-Pulsed Latch

Chorng-Sii Hwang<sup>1</sup>, Ting-Li Chu<sup>1</sup>, Po-Hsun Chen<sup>2</sup> <sup>1</sup>National Yunlin University of Science and Technology, <sup>2</sup>Industrial Technology Research Institute

#### P3 Design For Testability automation of mixed-signal integrated circuits

Sergey Mosin Vladimir State University

#### P5 Scalable system map library for address map and data integrity verification

Prashanth Srinivasa LSI Corporation India R&D Pvt Ltd

#### P6 A novel approach to design a reversible shifter circuit using DNA

Tanvir Ahmed and Hafiz Md Hasan Babu University of Dhaka, Bangladesh

#### P7 Sealed Mask ROM Wafer with 5 mm Magnetic Resonant Coupling for Long-term Digital Data Preservation

Hiroyuki Ochi<sup>1</sup>, Toshihiko Ota<sup>2</sup>, Ataru Yamaoka<sup>2</sup>, Hiromasa Watanabe<sup>2</sup>, Yohei Kondo<sup>2</sup>, Nobuyuki Tokuda<sup>2</sup>, Hiroyuki Taguchi<sup>2</sup>, Taketoshi Matsumoto<sup>3</sup>, Tomoki Akai<sup>3</sup>, Hikaru Kobayashi<sup>3</sup>, Shigeki Imai<sup>3</sup> <sup>1</sup>Ritsumeikan University, <sup>2</sup>Sharp Takaya Electronic Industry Co., Ltd., <sup>3</sup>Osaka University

#### P8 Implementation and performance analysis of variable latency adders

Ali Sayyed, Luciano Lavagno, Shah Khalid, Najeeb Ur Rahman Electronics Department, Politechnico di Torino, Italy

#### P9 Quotient Prediction for Low Power Division

Prakash Krishnamoorthy and Ramesh Tekumalla LSI Corporation

#### P10 Sleep Transistor design in 28 nm CMOS Technology

Kaijian Shi Cadence Design Systems

#### P11 SOSoC, a Linux framework for System Optimization using System on Chip

Olivier Nasrallah, Wolfram Luithardt, Daniel Rossier, Alberto Dassatti, Jérôme Stadelmann, Xavier Blanc, Nuria Pazos Escudero, Florian Sauser, Serge Monnerat University of Applied Science – Western Switzerland

#### P12 An analytical, dynamic, power-performance router model for run-time NoC optimizations

Davide Zoni, Federico Terraneo, William Fornaciari Politecnico di Milano

## P13 Rapid Prototyping of a Portable HW/SW-Co-Design on the Virtual Zynq Platform using SystemC

Philipp Wehner, Max Ferger, Michael Hübner Ruhr-Universität Bochum, Germany

#### P14 A Generic, Scalable Reconfiguration Infrastructure for Sensor Networks Functionality Adaption

Alexander Biedermann, Boris Dreyer, Sorin Huss TU Darmstadt

#### P15 A Formalism of the specifications for library development

Jung Kyu CHAE<sup>1</sup>, Roselyne CHOTIN-AVOT<sup>2</sup>, Habib MEHREZ<sup>2</sup>, Paul MOUGEAT<sup>1</sup>, Jean-Arnaud FRANCOIS<sup>1</sup> <sup>1</sup>STMicroelectronics, <sup>2</sup>University of Marie Curie

#### Session FT1A - Embedded Tutorial

#### Chair: Yuejian Wu, Infinera

#### FT1A Macro-Modeling for Solving SOC Physical Design Automation Problems

Prof. Dr. Roman Bazylevych, Lviv Polytechnic National University, Ukraine, and Dr. Lubov Bazylevych, Ukrainian National Academy of Sciences

#### Session FT1B - Embedded Tutorial

#### Chair: Andrew Marshall, University of Dallas at Texas

## FT1B Digital Microfluidic Biochips: Towards Hardware/Software Co-Deisgn and Cyberphysical System Integration

Prof. Dr. Tsung-Yi Ho, Dr. Juinn-Dar Huang and Dr. Paul Pop, National Cheng Kung University

#### Session FA1A - Green Circuits, Systems, and Design Methodologies

#### Chair: Thomas Büchner, IBM

#### FA1A.1 Low-power Signal Integrity Trainings For Multi-clock Source-Synchronous Memory System

Yuan Fang, Ashok Jaiswal, Klaus Hofmann TU Darmstadt

FA1A.2 A Disturb-Free Subthreshold 9T SRAM Cell With Improved Performance and Variation Tolerance

Chien-Yu Lu and Ching-Te Chuang National Chiao Tung University

#### Session FA1B - System Level Design Methodology and tools

Chair: Yuejian Wu, Infinera

#### FA1B.1 Equal Length Routing

Gerard M Blair LSI Corporation

#### FA1B.2 Finding Ground Traces using the Laplacian of the Meshes of the Associated Graph

Cristian Onete<sup>1</sup> and Maria-Cristina Onete<sup>2</sup> <sup>1</sup>NXP Semiconductors, <sup>2</sup>TU Darmstadt

#### Session FA2A - Green Circuits, Systems, Design Methodologies and Design Verification

#### Chair: Gururaj Shamanna, Intel Corporation

#### FA2A.1 Design Automation Flow for Voltage Adaptive Optimum Granularity LITHE for Sequential Circuits

Venkat Krishnan Balasubramanian<sup>1</sup>, Hao Xu<sup>2</sup>, Ranga Vemuri<sup>3</sup> <sup>1</sup>Nvidia Corporation, <sup>2</sup>Apache Design Solutions, <sup>3</sup>University of Cincinnati

#### FA2A.2 A Comprehensive Operand-Aware Dynamic Clock Gating Scheme for Low-Power Domino Logic

Salim Farah and Magdy Bayoumi University of Louisiana at Lafayette

#### FA2A.3 Noise immunity improvement in the RESET signal of DDR3 SDRAM memory module

Seung Mo Jung<sup>1</sup>, Ho Jin Yoo<sup>2</sup>, Do Hyung Kim<sup>2</sup>, Woo Seop Kim<sup>2</sup>, Joo Sun Choi<sup>2</sup>, Jun Dong Cho<sup>3</sup>, Jong Hyun Seok<sup>2</sup>, You Keun Han<sup>2</sup> <sup>1</sup>Sungkyunkwan university, Samsung Electronics, <sup>2</sup>Samsung Electronics, <sup>3</sup>Sungkyunkwan university

#### Session FA2B - Network on Chip (NoC), Interconnects, and 3D-IC

#### Chair: Danella Zhao, University of Lousiana at Lafayette

#### FA2B.1 A Robust Medium Access Mechanism for Millimeter-Wave Wireless Network-on-Chip Architectures

Naseef Mansoor, Manoj Yuvaraj, Amlan Ganguly Rochester Institute of Technology

#### FA2B.2 Integrated Routing and Channel Arbitration in Overlaid Mesh WiNoC

Ruizhe Wu and Dan Zhao University of Louisiana at Lafayette

#### FA2B.3 A Low Cost Method to Tolerate Soft Errors in the NoC Router Control Plane

Changlin Chen and Sorin Cotofana Delft University of Technology

## High-Performance Adaption of ARM Processors into Network-on-Chip Architectures

Tung Nguyen\*<sup>†</sup>, Duy-Hieu Bui<sup>†</sup>, Hai-Phong Phan<sup>†</sup>, Trong-Trinh Dang\* and Xuan-Tu Tran<sup>†</sup>

<sup>†</sup>SIS Laboratory, VNU University of Engineering and Technology, 144 Xuan Thuy road, Cau Giay, Hanoi, Vietnam. \*RMIT Vietnam, Ho Chi Minh city, Vietnam.

Corresponding author's email: tutx@vnu.edu.vn

Abstract—The demand for system scalability, reusability, and the decoupling between computation and communication have motivated the growth of Network-on-Chip (NoC) paradigm in the recent years. The system design has changed from the computation centric design to the communication centric design. Researchers have proposed a number of NoC architectures. Most of these works focus on network architectures and routing algorithms, however, the interfaces between network architectures and processing units also need to be addressed to improve the overall performance of the system. This paper presents an efficient AXI (Advanced eXtensible Interface) compliant network adapter for 2D mesh Wormhole-based NoC architectures, named AXI-NoC adapter. The proposed network adapter achieves high frequency of 650MHz with a low area footprint (952 cells, approximate to  $2,793\mu m^2$  with a CMOS 45nm technology) by using an effective micro-architecture and with zero latency by using the mux-selection method.

#### I. INTRODUCTION

With the increase in the complexity of electronic systems, the design requirements such as time-to-market, reusability, reliability, testability, along with many difficult design constraints in performance, power consumption and variability lead to a new design methodology. The Network-on-Chip (NoC) paradigm has been emerging as a promising solution to satisfy the communication needs for high performance designs in the future System-on-Chips (SoCs) [1]–[3].

In NoC architectures, the main components are routers, interconnection links, and network interfaces. The IP cores are connected to the network using the network interfaces. Unlike bus-based method, NoCs are router-based communication networks implemented packet switching communication among IP cores in the network. At each node, before being transmitted on the network, messages are split into many successive packets. Each packet, itself, consists of a number of control/data units (so called *flits*). It is led by a header flit which stores routing information and followed by other control/data information. The router-based network enables the communication infrastructure as well as IP modules to be easily reused. Different reusable IP cores may not be developed to compatible with the NoC; therefore, a network adapter is needed to provide the interface between the IP core and its associated router. The development of a network adapter allows the IP cores and the communication infrastructure to be independently developed, achieving the decoupling between the computation and communication. The

challenge of deploying the network adapter is the increase of the complexity, area, latency, and the reduction of the maximum frequency [4].

Researchers have proposed a number of NoC architectures. Most of these works focus on network architectures and routing algorithm, however, the interfaces between network architecture and processing units also need to be addressed to improve the overall performance of the system. A network adapter implementing the standard socket was developed to comply with the Æthereal NoC in [5]. However, the forward latency of the network adapter is quite high. In [6], an OCPcompliant adapter for the Xpipes NoC was presented. In [7], a network adapter between clocked OCP bus protocol and an asynchronous MANGO NoC was addressed. In [8], the paper presents an OCP compliant NoC adapter for 2D mesh NoCs.

In this paper, we present an AXI-compliant network adapter for 2D mesh Wormhole-based NoCs. Our network adapter, named AXI-NoC adapter, operates as a bidirectional bridge during the data transfer between an ARM processor and the NoC switching fabrics. The AXI-NoC adapter is implemented to support both AXI read and write burst transactions with different configurations of burst length, burst size and burst type. The network adapter also supports source routing algorithms and package switching with Wormhole communication mode. Our main contribution is an efficient micro-architecture for network adapter with low area footprint and high performance. The modularity of the design is also considered to allow easy maintenance and/or further development to support different standard socket protocols. To maximize the throughput and reduce the latency of the network adapter, a mux-selection method is applied. During the data transfer, the network adapter becomes transparent to the whole system.

The remaining part of the paper is organized as follows. In Section II, the proposed architecture for the AXI-NoC adapter is presented. This section also explains the main contributions of the paper. Section III shows the discussion about the implementation results and the verification of the design. A comparison with the other related works is also presented. Finally, conclusions will be given in Section IV.

#### II. AXI-NOC ADAPTER DESIGN

In this work, we have designed two types of network adapters to implement the synchronization between AXI inter-

faces and the NoC switching fabric, named Master Network Adapter (MNA) and Slave Network Adapter (SNA), as in Fig. 1. The MNA is used to create the connection between a master IP core and the NoC architecture while a slave IP core connects to the NoC router through the SNA. Each network adapter includes two sub-modules: Request Flow and Response Flow.



Fig. 1. Master Network Adapter and Slave Network Adapter.

The basic operation of the AXI interface is the burst transaction. The burst-based transactions enable the use of bandwidth more effectively. We have designed a network adapter that supports three AXI burst types: fixed burst, incremental burst, and wrapped burst. In a fixed burst transaction, the address will be the same for every transfer. This type of burst transactions is useful for accessing to FIFO memories. Unlike fixed burst, in incremental burst, the address for each transfer is an increment of the previous transfer address, and the address just need to be issued once with the read or write request. The incremental burst is suitable for writing/reading to/from a large array of memories. The wrapped bursts operate in the same manner as the incremental bursts, but when a boundary is reached, the address wraps around to the lower address. The network adapter is also designed to support transactions with the burst length varying from 1 to 16 transfers, and the burst size from 1 to 4 bytes. Our AXI-NoC adapter supports the source routing algorithm with Wormhole commutation mode, in which the path from the source node to the destination node is fixed.

In the NoC architecture [9], the basic data unit is packet, and it is further divided into flits. There are two types of packets: the request packet and the response packet. A request packet is sent from the source to the destination. The destination responses to that request packet by generating a response packet. The following subsections will describe the packet formats used in our design.

#### A. Packet format

Each packet contains one header flit, followed by several body flits and one tail flit. Each flit has a size of 34 bits: 32 bits are used for data, and two most significant bits ("BoP" and "EoP" – standing for "begin of packet" and "end of packet", respectively) are added for the control purpose. BoP and EoP give information to determine whether the incoming flit is the header flit (BoP = '1', EoP = '0'), the body flit (BoP = '0', EoP = '0'), or the tail flit (BoP = '0', EoP = '1'). In addition, this structure enables a packet with just one flit by sending the flit with both BoP and EoP equal '1'.

1) Request packet format: The request packets, which is sent from a master IP to a slave IP, consist of the write request packets and the read request packets. The packet format for the write request packets and the read request packets are shown in Fig. 2(a) and Fig. 2(b), respectively.



Fig. 2. Request packet formats: Write request packet (a); and Read request packet (b).

The header flit of the request packet includes the burst length, the burst size, the burst type, the source node, and path-to-target which conforms to the NoC packet header. The source node field in the header flit is the current node that the master IP core is attached to. This information is used by the slave IP core to calculate the return path for the response packet. When the master IP core issues a read or write request to a slave, the network adapter calculates the "path-to-target" based on the destination address and puts it in the header flit of the request packet. The first body flit is used to transfer the destination address of the request. The system uses 32bit address. The address is further divided into global address and local address. The 4 most significant bits in the address are used for the global address which determines the node to which the IP is attached. The remained bits are the local address of the IP.

For the read request packet, data is not required; therefore, it needs only two flits, and the tail flit contains the destination address of the packet.

2) Response packet format: The formats of the read response packets and the write response packets are given in the Fig. 3(a) and Fig. 3(b), respectively.

When a slave IP core receives a read request, the network adapter uses the source node field in the read request packet to determine the "path-to-target", and then adds it to the header of the read response packet. While the write response packet,





Fig. 5. MNA Request Flow architecture.

Fig. 3. Response packet formats: Read resonse packet (a); and Write response packet.

which does not require data, has only one flit (BoP = '1', and EoP = '1').

The proposed MNA architecture is presented in the next subsection. Since the SNA is similar and less complex than the MNA, therefore, the design of SNA is not presented in this paper.

#### B. Master Network Adapter

The MNA encapsulates requests from the master core into NoC packets. It also decapsulates responses from the router and transfer it to the AXI master. The MNA mainly composes of two data flows: MNA Request Flow and MNA Response Flow, which are responsible for encapsulation and decapsulation (Fig. 4).



Fig. 4. MNA Architechture.

1) MNA Request Flow: The MNA Request Flow consists of two main modules: MNA Flit Builder and MNA Transmitter, as shown in Fig. 5. The left hand side signals are the interface with the master IP core, the right hand side signals are the interface to the router of the NoC.

The purpose of the MNA Flit Builder module is to form the flits for the request packets from the AXI master burst transactions. The BoP and EoP are automatically added to the flits. This module implements a look-up table to calculate the "path-to-target". The inputs of the look-up table are the 4most significant bits in the address bus. The outputs of the Flit Builder module are 34-bit header, which is the header flit of request packet, 'sub\_header', and 'wdata\_i'. In a write burst transaction, 'sub\_header' is the first body flit, and 'wdata\_i' contains the remain flits of the write request packet. In a read burst transaction, 'sub\_header' is the tail flit.

The MNA Transmitter module manages the sequence of flits created by MNA Flit Builder module to be sent to the network (the header flit  $\rightarrow$  the body flit(s)  $\rightarrow$  the tail flit), and to control the handshaking signals to the AXI master address channel and the write data channel. The operation of the MNA Transmitter module is based on a Finite State Machine (FSM). Depending on the current state, the data output to the network 'pdata\_to\_noc' (packet data to be sent to the NoC) will be 'header', 'sub\_header', or 'wdata\_i' which are from the MNA Flit Builder module. The MNA Transmitter module will select the appropriate flits to be sent to the network. Hence, the number of states is reduced, and the FSM is much simpler.

To increase the network adapter's performance in terms of throughput and latency, we proposed a mux-selection method to optimize the design. The mux-selection method is the combination of using FSM technique and implementing of the additional MUXes to control handshaking signals at both sides of the interfaces. In Fig. 6, two MUXes are added to control the output signals of the network adapter, which are the request signal ('pvalid\_to\_noc') to send data to the destination interface, and the response signal ('wready') accepting data from the source interface (AXI). Thanks to this arrangement, 'wready' and 'pvalid\_to\_noc' signals are controlled by the FSM or they output the value of 'wvalid' signal directly depending on the value of 'hs\_sel' signal (handshake selection). Fig. 6(b) presents the finite state machine of the MNA Transmitter.

As the handshaking signals are controlled by the FSM, this method has the advantages of the FSM based handshaking method described in the previous subsection. The state transition is easily managed by the FSM to ensure the proper operations. The mux-selection method provides a way to directly control the output signals of the network adapter. This structure allows data at the AXI interface to appear at the NoC interface intermediately resulting in the zero latency in the data transfer.



Fig. 6. MNA Transmitter module: Optimized micro-architecture (a); and Finite State Machine (b).

When the MNA Transmitter module is in the state of ready to accept data from the AXI interface, and the NoC is ready to receive a new packet, the data is sent to the NoC at the same clock cycle which the data on the AXI interface is available. If the NoC is not ready, the data at AXI interface are buffered until there is a response from the network.

2) MNA Response Flow: The structure of the MNA Response Flow module is much simpler than that of the MNA Request Flow module. The network is the source, and the master core is the destination of the MNA Response Flow. The packets from the network are decapsulated at AXI interface.

The MNA Response Flow manages data transfers to the appropriate channel. When a packet is valid at the router ('pvalid\_fr\_noc' is high), the MNA Response Flow reads the header flit to determine whether it is a read response packet or a write response packet. In the case of write response packet (the packet has only one flit), the MNA Response Flow extracts the information of the header flit and sends it to the AXI write response channel of the master core. If it is a read response packet (the header flit  $\rightarrow$  the read data  $(1) \rightarrow \ldots \rightarrow$  the read data  $(n-1) \rightarrow$  the tail flit (the read data (n))), the read data will be transferred to the AXI read response packet is received. This indicates the last data transfer. Similarly to the

MNA Request Flow, the proposed mux-selection method has been also applied for MNA Response Flow to improve the performance. The optimized block diagram of MNA Response Flow and its finite state machine are shown in Fig. 7.



Fig. 7. MNA Response Flow module: Optimized micro-architecture (a); and Finite State Machine (b).

#### **III. IMPLEMENTATION AND VERIFICATION**

The AXI-NoC adapter design has been modelled in VHDL at RTL level and implemented using a CMOS 45nm technology. It requires a low area cost compared to the NoC routers (less than 10% area cost of a network router in our case). Fig. 8 presents the relationship between power consumption (in mW), area cost (in  $\mu m^2$ ) versus the (synthesized) operating frequency of the design. The design is able to achieve a maximum operating frequency of 650MHz. At 650MHz, the area cost of the design is about 952 cells and the total cell area is about 2,  $793\mu m^2$ . The design can achieve a communication throughput of 2.6GBytes/s, and the network adapter consumes approximately 4.14mW.

Table I shows a brief comparison of our work with some related works including [5], [10], [11], and [12]. It is clear from the table that our work achieves the highest performance

	[5]	[10]	[11]	[12]	This work
Target bus interface	OCP/AXI/DTL	OCP	NA	OCP/AXI/Wishbone	AXI
Technology	$0.13 \mu m$	$0.13 \mu m$	$0.18 \mu m$	90nm	45nm
Max frequency	500MHz	400MHz	457 - 490 MHz	NA	650MHz
Area (mm <sup>2</sup> )	0.143	0.02-0.064	0.055-0.103	0.024	0.0028
Power (mW)	NA	NA	19.5-44.0	NA	4.41
Latency (with packetization)	4-10 cycles	3-8 cycles	NA	NA	1
Throughput	16Gbit/s	NA	NA	NA	20.8Gbit/s

 TABLE I

 Implementation results in comparison with the related works

in terms of operating frequency, processing delay and communication throughput. Our design can operate at 650MHzwith 45nm technology while the others have the maximum frequencies in the range from 400MHz to 500MHz but with the older technologies. The occupied area of our work is ten times smaller in comparison with the work presented in [12]. The notable results in our work are the processing latency and the communication throughput. With the applied techniques, our design has no processing latency and the highest communication throughput when comparing with [5]. The limitation of our work is to support only AXI interfaces while [5] and [12] support multiple bus protocols.



Fig. 8. Power consumption and area cost at targeted frequencies.

To verify the proposed AXI-NoC adapter architecture, we have developed a 2D mesh NoC test environment as shown in Fig. 9. This environment includes 9 network routers, 8 IPs, 1 ARM model connected to the associated network router by using the Master Network Adapter.

The dummy IP models (IP0 to IP7) are simple IPs that can generate NoC packets and response to incoming NoC packets. These dummy IPs act like simple memory models. When receiving a write request packet, dummy modules store write data to its internal memory. When receive a read request, it extracts information of the request packet to calculate the return path for the response packet; then, dummy IP sends stored data to the node where the request packet is issued.

The ARM model is configured to generate both read and write burst transactions with different settings of burst types, burst lengths, and burst sizes. Timings at both sides of the



Fig. 9. Vefification environment with 9 network routers.

Master Network Adapter are observed. The response data to the ARM model are compared with the expected results.

Each test case goes through several steps. Firstly, random data are generated. Secondly, the ARM model issues a write burst request to a dummy IP with the generated data in step 1. Then, a read burst is issued to the same location as in step 2. Finally, the read data are compared with the data that has been written. In short, we do write to and read from the same location. The write data and the read data must be identical.

Fig. 10 presents the layout of the MNA design.



Fig. 10. The final layout of the design.

#### **IV. CONCLUSIONS**

In this paper, we have presented the AXI-NoC adapter, which is used to adapt ARM cores into Network-on-Chip architectures. The network adapter acts as a bi-directional bridge between AXI interface and the NoC architectures. It supports the source routing algorithm, Wormhole-switching communication mode. In terms of the AXI interface specifications, both read burst and write burst transactions are supported. One of the advantages of the AXI-NoC adapter is that it offers a simple network adapter architecture, which requires low area footprint to implement the design (about  $2793\mu m^2$ ) and achieves a high throughput of 2.6GBytes/s. Another advantage of the design is the usage of the muxselection method to decide whether the outputs to one-side interface are controlled by the state machine or directly by the input handshaking signals from the other side. This method reduces the latency to zero and therefore improve the overall performance of the system. The AXI-NoC adapter can be used to connect other IPs conforming to the AXI specifications to NoCs.

#### ACKNOWLEDGMENT

This work is supported by the research project "Reconfiguration Solution in Designing Network-on-Chip Architectures" granted by Vietnam National Foundation for Science and Technology Development (Nafosted) and by the research project No. QGDA.10.02 (VENGME) granted by Vietnam National University, Hanoi (VNU). The authors would like to thank the Nafosted for travel grant.

#### References

- W. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in *Proceedings of the 2001 Design Automation Conference*, 2001, pp. 684–689.
- [2] K. Goossens, J. Dielissen, and A. Radulescu, "Æthereal network on chip: Concepts, architecture, and implementations," *IEEE Design & Test of Computers*, vol. 22, pp. 414–421, 2005.

- [3] S. Pasricha, N. Dutt, and M. Be-Romdhane, "BMSYN: Bus matrix communication architecture synthesis for MPSoC," *IEEE Transactions* on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, pp. 1454–1464, 2007.
- [4] B. Attia, W. Chouchene, A. Zitouni, and R. Tourki, "Network interface sharing for SoCs based NoC," in *Proc. 2011 Int'l Conference on Communications, Computing and Control Applications*, 2011, pp. 1–6.
- [5] A. Radulescu, J. Dielissen, K. Goossens, E. Rijpkema, and P. Wielage, "An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network configuration," in *Proceedings of the 2004 Design, Automation Test in Europe Conference Exhibition (DATE)*, 2004, pp. 878–883.
- [6] S. Stergiou, F. Angiolini, S. Carta, L. Raffo, D. Bertozzi, and G. De Micheli, "Xpipes lite: a synthesis oriented design library for networks on chips," in *Proceedings of the 2005 Design, Automation Test in Europe Conference Exhibition (DATE)*, 2005, pp. 1188–1193.
- [7] T. Bjerregaard and J. Sparso, "A router architecture for connectionoriented service guarantees in the MANGO clockless network-onchip," in *Proceedings of the 2005 Design, Automation Test in Europe Conference Exhibition (DATE)*, 2005, pp. 1226–1231.
- [8] B. Attia, A. Zitouni, N. Abid, and R. Tourki, "A modular network interface adapter design for OCP compatibles NoCs," *International Journal of Computer and Network Security*, 2009.
- [9] N.-K. Dang, T.-V. Le-Van, and X.-T. Tran, "FPGA implementation of a low latency and high throughput network-on-chip router architecture," in Proceedings of the 2011 International Conference on Integrated Circuits and Devices in Vietnam (ICDV), 2011, pp. 112–116.
- [10] T. Bjerregaard, S. Mahadevan, R. Olsen, and J. Sparsoe, "An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip," in *Proceedings of the 2005 International Symposium on System-on-Chip*, 2005, pp. 174–174.
- [11] D. Matos, M. Costa, L. Carro, and A. Susin, "Network interface to synchronize multiple packets on NoC-based systems-on-chip," in *Proceedings of the 18th IEEE/IFIP VLSI System on Chip Conference* (VLSI-SoC), 2010, pp. 31–36.
- [12] J. Sparso, E. Kasapaki, and M. Schoeberl, "An area-efficient network interface for a TDM-based network-on-chip," in *Proceedings of the 2012 Design, Automation Test in Europe Conference Exhibition (DATE)*, 2010, pp. 31–36.